



Fig. 1
Spiral Not 5












FIG. 3















Fig 8

FIG 8A








F16.10

CROSS BAR 5004






FIG. 13

Block diagram of the memory system in the 5010.

5010,

CLOCK

LOGIC SECTION
(MEMORY REGION CONTROLLER)

JP PLE

PORT_A

CONTROLLER

(FIG 14)

6002A

ADDRESS

DATA

PORT_B

PORT_A

PORT_B

PORT_A

PORT_B

PORT_A

PORT_B

PORT_A

PORT_B

PORT_A

PORT_B

PORT_A

PORT_A

